MODEL 2412A BUFFER MEMORY

OPERATION AND INSTALLATION MANUAL

Revision 2.1 September 1986

The material in this manual is for informational purposes only and is subject to change without notice.

Part No. 9000-0460

Copyright $^{\circ}$ 1986 by Surface Science Instruments, a division of Kevex Corporation.

Revision History

1.0		November 1984	Preliminary	y Draft
2.0	·	October 1985		
2.1		September 1986	Production	Release

Table of Contents

1. INTRODUCTION 。
2. MODEL 2412A OVERVIEW
2.1. Principles of Operation
3. PROGRAMMING THE 2412A BUFFER MEMORY 11
 3.1. Accumulation Functions 11 3.2. Data Output12 3.3. Software Guidelines and Examples 13
4. MODEL 2412A BUFFER MEMORY HARDWARE INTERFACING 19
 4.1. Position Computer Data19 4.2. HP GPIO-Compatible Host Computer Interface 20 4.3. DEC-Compatible Host Computer Interface 24
Appendix A. MODIFYING THE X-Y INPUT MAPPING CONNECTIONS 29
Appendix B. FIELD INSTALLATION OF THE MODEL 2412A BUFFER MEMORY 37
B. 1 • General Information
Appendix C. TECHNICAL DATA48
C. 1 2412A Part Numbers Summary48 C.2 2412A Printed Circuit Board 49
Appendix D. ENGINEERING SUPPORT NOTES 56

List of Figures

Figure 1. Block diagram of typical system configuration	15 18
Figure 5. HP GPIO-compatible interface connections	20
•	
Figure B-1. 2401 parts layout showing 2412A mounting locations . •	
Figure B-2. 2412A Buffer Memory installed in 2401 Position	70
Computer	. 47
Figure C-1. Model 2412A (HP-compatible) parts layout	
Figure C-2. Model 2412A (DEC-compatible) parts layout	
Figure C-3. Model 2412A (HP-compatible) schematic	
Figure C-4. Model 2412A (DEC-compatible) schematic	55
List of Tables	
TabJe 1. Model 2412A Buffer Memory specifications summary	3
TabJe 1. Model 2412A Buffer Memory specifications summary	
TabJe 1. Model 2412A Buffer Memory specifications summary Table 2. Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system	8
TabJe 1. Model 2412A Buffer Memory specifications summary Table 2. Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system	8 19
Table 1. Model 2412A Buffer Memory specifications summary	8 19 21
TabJe 1. Model 2412A Buffer Memory specifications summary Table 2. Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system Table 3. CabJe specifications (2412A to 2401) Table 4. Standard switch settings for HP 98622A interface Table 5. Cable specifications (2412A to HP GPIO interface)	8 19
Table 1. Model 2412A Buffer Memory specifications summary Table 2. Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system Table 3. CabJe specifications (2412A to 2401) Table 4. Standard switch settings for HP 98622A interface Table 5. Cable specifications (2412A to HP GPIO interface) Table 6. Cable specifications (2412A to DEC interface)	8 19 21 23
Table 1. Model 2412A Buffer Memory specifications summary Table 2. Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system Table 3. Cable specifications (2412A to 2401) Table 4. Standard switch settings for HP 98622A interface Table 5. Cable specifications (2412A to HP GPIO interface) Table 6. Cable specifications (2412A to DEC interface) Table B-1. 2412A Installation and Cable Kits (DEC compatible)	8 19 21 23 27

1. INTRODUCTION

Model 2412A Buffer Memory is a 4096-channel one- or two-The dimensional alternately-paged data acquisition buffer designed specifically for use with Model 2391 and 2401 Position Computers. The Buffer Memory functions as a temporary data Model 2412A accumulation buffer and interface between the position computer (and associated sensor) and a host computer that controls the data accumulation. This configuration frees the host computer for tasks other than data acquisition and, in some cases, enables higher effective count rates than can be accepted by the host computer directly. Communication between the Model 2412A Buffer Memory and the host computer is via two uni-directional parallel data buses.

This manual consists of 4 major sections plus appendices. The are intended primarily for reference and need not be read in appendices order to understand the operation of the Model 2412A Buffer Memory. remaining major sections contain basic information relating the operation, programming, and interfacing of the Model 2412A and should be users. It is assumed that read by all the reader is already familiar with the operation of the Model 2391 or Model 2401 Position Computer to which the Buffer Memory is to be connected.

The Model 2412A is available with two different host computer interfaces. The 2412-01 is compatible with Digital Equipment Corporation (DEC) General Device Interfaces, including the DR11-C for Unibus and DRV-11 for Q-bus applications. The 2412-02 is compatible

with the Hewlett Packard (HP) 98622A GPIO Interface. Unless otherwise stated, all information in this manual applies to both host computer configurations. Differences will be identified as applying to either HP or DEC interfaces.

Normally, the Buffer Memory is supplied factory-installed in the Model 2401 Position Computer. The Buffer Memory also is available separately (2412-21 for DEC interfaces, 2412-22 for HP GPIO interface). This options allows customer installation in an existing Model 2401 or in a customer-supplied enclosure for use with the Model 2391 Position Computer or other custom applications. All options include cables for connecting the Buffer Memory to an appropriate host computer interface.

Table 1 provides a summary of the specifications for the Model 2412A Buffer Memory.

Table 1 · Model 2412A Buffer Memory specifications summary.

Memory size: Two pages of 4096 words each

16 bits (0 - 65,535' counts) Word size:

Data Input or $0.35 - 0.70 \text{ microseconds}_{z}$ dependent upon Output Cycle time: overlap of input and output requests

Data rate: 0-1 MHz, input and output combined

1 to 32,767 milliseconds Programmable

Resolution: 1 millisecond Timer:

Programmable Set timer

Functions: Start accumulation Stop accumulation

Inputs to 2412A 10 bits X position, 10 bits Y position, TTL compatible; from Position

strappable for 1-12 bits total address Computer:

2412-01, 2412-21 host Digital Equipment Corp. DRV-11 or DR-11C computer interface:

General Device Interface

Inputs to 2412A: 16 data lines, NEW DATA RDY, DATA TRANS, INIT; TTL compatible

Outputs to hosts 16 data lines, REQUEST A; TTL compatible

2412-02, 2412-22 host Hewlett Packard 98622A GPIO Interface computer interface:

Inputs to 2412A: 16 data lines, PCTL, I/O, PRESET;

TTL compatible

16 data lines, PFLG, PSTS, STIO; Outputs to host:

TTL compatible

Power required: 5 Volts DC @ 1.0 amp

Dimensions: 6.5" by 10.0** (Can be installed in

Model 2401 Position Computer)

Weight: Approximately 0.5 lbs (0.3 kg)

Shipping: Approximately 2.0 lbs (0.9 kg)

2. MODEL 2412A OVERVIEW

2.1. Principles of Operation

Figure 1 illustrates a typical system configuration. For each sensor, the position computer generates analog electron striking the and and Y output voltages whose magnitudes correspond to the X electron. Digital representations coordinates of the incident of these voltages are combined to form an input word (maximum of 12 bits) to the corresponding Memory and the content of the channel location addressed by the input word) in the Buffer Memory is then incremented by count represent the sensor event. Depending one to upon the specific input connections to the Model 2412A, the Buffer Memory may be used to accumulate only X or only Y coordinate data or a combination of X and Y data. A maximum of 12 bits of X and/or Y coordinate data may be used, corresponding to 4096 data channels.

Following completion of data accumulation, the host computer Buffer Memory channels. Since serially reads contents of the the channel corresponds to a specific combination of X and/or Y coordinate data, each value read corresponds to the number of at a specific sensor X-Y position. If the Buffer Memory was events used buffer, the data provides a distribution (in one-dimensional the selected axis) of the sensor events. In the two-dimensional mode, the data mav be used image relating intensity to create an (number counts) to X-Y position.

Data accumulation can occur in two modes: timed and untimed. Specific time periods can be set by programming the on-board timer from the host computer. Settable time periods range from 1 millisecond to 32767 milliseconds in 1 millisecond intervals. The timed mode provides very precise control of total accumulation time, while allowing the host computer to perform other functions during data accumulation. It is also useful in scanning applications where all scan increments are to be collected for the same time period. At the completion of a timed accumulation cycle, the Buffer Memory issues a request for service to the host computer. The timer automatically resets at the end of an accumulation cycle, so the on-board timer needs to be reset prior to a new accumulation cycle only if the time period is to be changed from its previous value.

If the on-board timer is set to zero, a data accumulation cycle will continue until the host computer issues a stop command. In this mode, the Buffer Memory issues a request for service once any channel is completely full (65_z535 counts). Data accumulation is not stopped by the request for service, but full channels will not overflow with additional counts.

After setting the timer, an accumulation cycle (timed or untimed) is begun by the host computer issuing a start command to the Buffer Memory. The single light-emitting diode on the Buffer Memory board is lit during the accumulation cycle. The specific form of the service request generated at the end of a timed cycle or when a memory channel is full differs for the HP and DEC interfaces; refer to Section 4 of

this manual for details.

Model 2412A Buffer Memory contains two 4096 word buffers, one for input and for output. These alternately-paged buffers one accumulation to concurrently with the host data occur computer from the previous accumulation. The buffers are swapped at the the accumulation cycle. The input buffer start of each i s only during the accumulation cycle; i.e., for the period of time specified by the on-board timer. The output buffer can be accessed each output buffer channel is cleared (set to zero) when it is read by the host computer. The output buffer address pointer i s automatically channel zero when the buffers swapped; successive read reset to are operations access successive output buffer channels.

2.2. X-Y Input Mapping

relationship between the 4096 memory channels in each and the X and Y coordinates of sensor events is determined by a set of wire-wrap jumpers on the 2412A board. The 12-bit input to arbitrarily partitioned between the X and Y outputs from Computer. The Model 2401 Position Computer the Position provides maximum of 10 bits for each dimension; the Model 2391 provides a maximum of 8 bits.

For an 8-bit resolution system, the values of X and Y can range between 0 and 255. Figure 2 illustrates how the location of an electron striking the sensor surface is translated into X and Y coordinate

values. Note that these X and Y values effectively divide the sensor surface into a set of 65,536 (256 x 256) image elements. For a 10-bit sensor, the maximum X and Y values would be 1023 instead of 255 and the surface is divided into 1,048,576 (1024 x 1024) image elements. The physically usable area of the sensor is limited by the circular shape of the microchannel plates used in construction of the sensor. The X and Y position values, however, are derived for a rectangular coordinate system, as illustrated in Figure 2.


. The default configuration of the Model 2412A Buffer Memory (as shipped from the factory) is intended for use with an 8-bit resolution system. The most significant 4 bits (4 - 7) of the X-axis input are mapped into the most significant 4 bits (8 - 11) of the Buffer Memory channel address. All 8 bits (0 - 7) of the Y-axis input are mapped into the least significant 8 bits (0 - 7) of the Buffer Memory channel address. Note that the sensor image elements corresponding to each location are not square, but rectangular with an X dimension 16 times as long as the Y dimension. This occurs because the least significant 4 bits of the X coordinate are not used in forming the Buffer Memory channel address. Table 2 summarizes the relationship between the Buffer Memory channels and the X and Y position coordinates for the default mapping and an 8-bit resolution system.


Table 2 · Default X-Y input mapping relationship between Buffer Memory channels and X-Y position coordinates for 8-bit resolution system ·

100	Position Coord	Position Coordinates			
Channel Number	X	Y			
0	0 🔳 15	0			
1	0 - 15	1			
254	0 - 15	254			
255	0 15	255			
256	$_{16}{31}$	0			
257	16 - 31	1			
/•		•			
3838	224 - 239	254			
3839	224 - 239	255			
3840	240 - 255	0			
3841	240 - 255	1			
-•	•	• »			
4094	240 - 255	254			
4095	240 - 255	255			

If a 9-bit or 10-bit resolution system is used or if some other X-Y input mapping is desired, then the default wire-wrap connections must be changed. Other typical mappings include 8 bits Y-axis, 0 bits X-axis; 6 bits X-axis, 6 bits Y-axis; and 10 bits Y-axis, 2 bits X-axis. Detailed instructions for changing the X-Y input mapping are provided in Appendix A of this manual. The appendix also describes several common input mappings and lists the required wire-wrap connections and channel-coordinate relationships for each.

c†





Coordinates of incident event: XI,Y1

Figure 2. X and Y coordinates of sensor events (8-bit resolution).

3. PROGRAMMING THE 2412A BUFFER MEMORY

3.1. Accumulation Functions

Three commands are provided that allow the host computer to 2412A Buffer control the accumulation of data the Model by Memory. These commands the on-board timer, allow the user to set start accumulation (and swap the buffers), and stop accumulation.

All of the commands consist of a single 16-bit word written to the 2412A Buffer Memory from the host computer. The command formats are as follows:

15 bit **0**

Onnnnnnnnnnnn

Set Timer. The Mset timer" mode is specified by setting bit 15 to "O". The remaining bits (14 - 0) of this command are loaded into the on-board timer and represent the accumulation time period milliseconds. Thus, in command (in binary) 0000001111101000 (decimal 1000) would set an accumulation time of 1 second (1000 milliseconds). If the timer set to zero, data accumulation will occur the untimed mode.

1xxxxxxxxxxxx0

StopAccuaulation. Thiscommandisspecified by setting bit 15 to "1" and bit 0to "0".This command stops any dataaccumulation in progress, but does not swapnot swapthe input and output buffers or change theoutput buffer address pointer.

1xxxxxxxxxxxxx1

This Start Accumulation. command specified by setting both bit 15 and bit 0 to This command starts data accumulation (in either timed or untimed mode as determined by the contents of the on-board timer). input and output buffers are swapped and the output buffer address pointer is reset to channel zero prior to the of start data accumulation.

3.2. Data Output

The Model 2412A Buffer Memory has been designed to minimize the software required to transfer data to the host computer. The input and output buffers are swapped and the output buffer address automatically reset to channel zero at the start of each accumulation Data output is not affected by the end of an accumulation cycle. The output buffer is intended to be read as a block, starting at channel 0 and continuing sequentially to channel 4095. If fewer than 12 bits the Buffer Memory channel address , it is not are used in forming necessary to read the unused high address portion of the output buffer. a particular channel in the output that buffer can only once (in sequence) for each accumulation cycle as no provision is address pointer except by starting a new accumulation for resetting the cycle.

Data readout from the Buffer Memory is always destructive; i.e., as data is read from an output buffer channel, the content of to zero. If the output buffer is channel is reset not contents of the buffer will remain when i t is swapped to become input buffer and the new accumulation data will be added to the existing data. No other provisions have been made for clearing the buffers, two dummy reads should be made, one for each buffer, before starting the first data accumulation. This is illustrated in the program that follow.

3.3. Software Guidelines and Examples

This section examples of program segments includes two illustrate communication between the Model 2412A Buffer Memory computer. The examples are not intended to illustrate possible accumulation modes or methods of host computer control, but rather provide guidelines for the development of user programs.

The first program segment illustrates control of the Model Memory using 98622A GPIO Interface (assumed to the HPwritten select code 12 in the HPcomputer) The program segment i s HPSeries 9000 BASIC. Both untimed accumulation and timed cycles shown. The example the BASIC language **ENTER** program uses statement Buffer read the data from the Memory; for time-critical applications replaced this would probably be by an assembly language routine. The major sections of this program example are as follows:

<u>lines</u>

- 1-4 These lines reserve storage for an internal data buffer and define the command words to start and stop accumulation.
- 5-10 These lines read in the current output buffer, swap the buffers, and read in the second buffer. This clears the buffers prior to use for data accumulation.
- 11-12 Line 11 starts an untimed accumulation (the timer was set to zero in line 7). The user code, for example, might control an

- external device that generates events being recorded by the sensor and Buffer Memory. Line 12 stops this accumulation cycle.
- 13-15 These lines swap the buffers and read in the data from the untimed accumulation cycle. The user code can then analyze and/or store this data.
- 16-20 The on-board timer is set to 1 second and the first timed accumulation cycle is started. Note that for a timed cycle, Buffer Memory start accumulation command is loaded into the GPI0 data output register (line 18) and the PCTL line is set (line 19) 2412A to read the command. For additional to cause the information interface protocols refer to Section 4 of on the GPIO manual. Line 20 enables response to manual or to interrupt that will be generated when the timed accumulation cycle is completed. The destination of this interrupt defined in line 16 to be the subroutine Readbuffer.
- are the interrupt service routine that is called lines 21-26 end of each timed accumulation cycle. Lines 22-23 start the next accumulation cycle and swap the buffers. In a typical spectrometer application, for example, this routine would update conditions prior to this command. The data from the the scan previous accumulation cycle is read out from the Buffer the newly started accumulation cycle is while in progress. processing the data, the interrupt is re-enabled in line 25 for the current accumulation cycle.

1	INTEGER D(0:4095)	! Data buffer in memory
2	INTEGER Startcode, Stopcode	
3	Startcode=-32768+1	! Set bits 15 and 1
4	Stopcode=-32768	! Set bit 15
5	CONTROL 12,0;1	! Reset GPIO Interface at select code 12
6	ENTER 12 USING "#,W";D(*)	! Read and clear buffer 1
7	OUTPUT 12 USING "#, w"; O	! Set timer to 0
8	OUTPUT 12 USING "#,W";Startcode	! Start accum; swap buffers
9	OUTPUT 12 USING "," ,Startedae	
	ENTER 12 USING "#,W";D(*)	! Stop accum
10	ENTER 12 USING #,W ;D(*)	! Read and clear buffer 2
11	OUTPUT 12 USING "#,W";Startcode	! Start untimed accum: swap buffers
	• • • User program during untimed accumulat	ion
12	OUTPUT 12 USING "#,W";Stopcode	! Stop accum
13	OUTPUT 12 USING "#, W"; Startcode	I Start accum: gwan buffara
		! Start accum; swap buffers
14	OUTPUT 12 USING H#rWH; Stopcode	! Stop accum
15	ENTER 12 USING "#, W"; D(*)	! Read accum data from buffer
	User program to analyze data	
16	ON INTR 12,10 GOSUB Readbuffer	I Intermed convice vector
		! Interrupt service vector
17	OUTPUT 12 USING "#,W";1000	! Set timer to 1 second
18	CONTROL 12,3;Startcode	! Start command
19	CONTROL 12 _r 1; 1	! Set PCTL to start accum
20	ENABLE INTR 12;2	! Enable buffer interrupt
	••• User program during timed accumulation cycles	
21 Ra	adbuffer:!	I Interrupt carries routing
21 Ke	CONTROL 12,3;Startcode	! Interrupt service routine
		! Start command
23	CONTROL 12 Ш1	! Set PCTL to start next
		accum; swap buffers
24	ENTER 12 USING "#,W";D(*)	! Read previous accum data
		from buffer
	II	
	User program to save/analyze data	
25	ENABLE INTR 12;2	! Enable buffer interrupt
26	RETURN	
_ 2		

Figure 3. Example program segment for HP interface.

The second program segment is written for a DEC PDP-11 computer with a DRV-11 interface. A timed accumulation cycle using an interrupt-driven buffer read routine is illustrated. The major sections of this program example are as follows:

lines

- 1-6 These lines define the DRV-11 register addresses and reserve memory for a data buffer.
- 7-20 The lines read in the current output buffer, swap the buffers, and read in the second buffer. This clears the buffers prior to use for data accumulation.
- 21-23 These lines set up the address of the interrupt service routine and prepare the DRV-11 to properly generate the interrupts.
- 24-25 The on-board timer is set to 1 second and the first timed accumulation cycle is started.
- These lines are the interrupt service routine that is called at 26-36 of each timed accumulation cycle. Line 28 next accumulation cycle and swaps the buffers. In a typical spectrometer application, for example, this routine would update the scan conditions prior to issuing this command. the buffers have been swapped, lines 29-33 add the data from the accumulation cycle to the program data buffer previous while the newly started accumulation cycle is in progress. After

processing the data, the interrupt is re-enabled in line 35 for the current accumulation cycle.

This program can be easily modified to operate in a continuous accumulation mode. Changing the 番1000 · to f0 in line 24 sets the timer to 0. The Buffer Memory then generates an interrupt when any channel becomes completely full (65,535 counts). The interrupt service routine swaps the buffers and starts the accumulation in the other buffer. The data from the output buffer is added to that already in memory. This process continues until the user program issues a stop command (MOV #100000,@#DETOUT) to the Buffer Memory.

The program example uses interrupts to control the reading of the Buffer Memory by the host computer. The DRV-11 and DR11-C also provide the option of treating the service request as a flag rather than an interrupt. If the interrupt enable commands (lines 23 and 35 in the example program) are not included, the service request will function as a flag. The user program can check this flag by reading the control and status register and checking the value of bit 7 (REQUEST A) • If bit 7 has the value 1, then the Buffer Memory has requested service; i.e, a timed accumulation has completed or a memory channel is full.

1 2	DETCSR DETOUT	-1677 =1677	52	; DRV-11 Control and Status register j DRV-11 Output register
3	DETIN	=1677	54	; DRV-11 Input register
4	DETVEC	=320	0100	? Interrupt service vector address
5	DATBUF:	BLKW	8192.	; Double word data buffer
6	BUFEND	= •		
7	INIT:	NOP		. Initialization sequence
8		MOV	#0. _r @#DETOUT	. Set timer to 0
9		MOV	#0'R0	7 RO is input counter
10	CLR1:	MOV	@#DETIN _r R1	Read word from bufferl, clear it
11		INC	RO	; Increment counter
12		CMP	RO,#4096.	; Test if done
13		BLT	CLR1	; Repeat until done
14		MOV	#100001	; Start accum, swap buffers
15		MOV	#100000,@#DETOUT	Stop accum
16		MOV	#0,R0	; RO is input counter
17	CLR2:	MOV	@#DETIN _r R1	Read word from buffer2, clear it
18		INC	RO	: Increment counter
19		CMP	RO,#4096.	Test if done
20		BLT	CLR2	Repeat until done
				•
21		MOV	#READIN _f @#DETVEC	f Set interrupt vector address
22		MOV	#340 ₂ @#DETVEC+2	. Processor status during interrupt
23		MOV	#100,@#DETCSR	F Set DRV-11 to allow interrpts
24		MOV	#1000. _r @#DETOUT	f Set timer to 1 second
25		MOV	#100001,@#DETOUT	* Start accum, swap buffers
		- · ·	User program during	timed accumulation cycles
26	READIN:	NOP		; Interrupt service routine
27		MOV	RO, -(SP)	Save RO
28	*	MOV	#100001 _r @#DETOUT	Start next accum, swap buffers
29		MOV	#DATBUF _r RO	; Set RO to point at data buffer
30	LOOP:	ADD	@#DETIN _r (RO)+	; Transfer data
31		ADC	(R0) +	; Double word buffer
32		CMP	RO,#BUFEND	; Test to see if done
33		BLE	LOOP	; Repeat until done
34		MOV	(SP)+'RO	; Restore RO
35		MOV	#100 _r @#DETCSR	; Enable DRV-11 interrupt
36		RTI		; Exit routine

Figure 4. Example program segment for DEC interface.

4. MODEL 2412A BUFFER MEMORY HARDWARE INTERFACING

4.1. Position Computer Data

The Model 2412A Buffer Memory is normally installed physically within the Model 2401 Position Computer when used with this unit • In this configuration, the Buffer Memory is connected to the Position Computer by two internal 26-wire cables (part # 001080-00) that transfer the X and Y coordinate data. The X data cable goes from 2412A connector P2 to 2401 connector P2; Y data from 2412A connector P1 to 2401 connector P3. Both cables conform to the set of connections described in Table 3 below.

Table 3. Cable specifications

		(=	-, -,
	2412A • P1	2401 • P3	(Y data)
Function	2412A - P2	2401 - P2	(X data)
bit 0	pin 1	pin 1	
bit 1	2	2	
bit 2	3	3	
bit 3	4	4	
bit 4	5	5	
bit 5	6	6	
bit 6	7	7	
bit 7	8	8	
bit 8	9	9	
bit 9	10	10	
Strobe	11	11	
Rate	12	12	
Common	13-26	13-26	

(2412A to 2401) <,

4o2o SP GPIO—Compatible Host Computer Interface

The 2412-02 or 2412-22 Buffer Memory is configured with a host computer interface compatible with the HP 98622A GPIO Interface. This interface includes a 16-bit data input bus (buffer to host), a 16-bit data output bus (host to buffer), and three data transfer control lines. Figure 5 illustrates these connections.




Figure 5. HP GPIO-compatible interface connections.

The Buffer Memory is connected to the host computer interface card single 50-wire cable from connector P5 via on the 2412A board. end of this section, contains a wiring specification for cable. Note that the cable provides mirror-image connections.(pin 50, 2 be pin to pin 49, etc.) and can implemented using ribbon pin cable. The standard installation 061010-00 from uses two cables: part the 2412A board to the 2401 back panel 002045-00 and part back panel to the host.

Table lists the standard settings for the Option Select and Data-In Clock Source switches the HP98622A **GPIO** card; on the

code and interrupt level switch settings are determined by the user application program requirements. The information in this section assumes that the switches are set according to these specifications.

Table 4. Standard switch settings for HP 98622A interface.

Switch: PCTL PFLG PSTS HSHK DIN DOUT RD BSY RDY RD BSY RDY Setting: 1 0 0 1 0 0 1 1 0 1 1 0

(I/O, PCTL, and PFLG) provide the Three control lines handshaking signals to transfer data between the Buffer Memory GPIO interface card. The paragraphs below summarize the functions each of these lines. For additional information, refer to the **GPIO** manual.

The <u>I/O</u> line determines the direction of the data transfer. When this line is low, conunands are transferred from the host computer to the Buffer Memory. When this line is high, the data value from the memory location pointed to by the Buffer Memory address pointer is transferred to the host computer.

The PCTL line controls the start of a data transfer. After the host computer places the proper values on the data and I/O lines, it initiates the transfer by a TTL high-to-low transition on the PCTL line. On receipt of this transition, the Buffer Memory either accepts and acts on the command or outputs a buffer data value, depending upon the state of the I/O line. After the Buffer Memory acknowledges the command (a high-to-low PFLG transition), the host computer return the PCTL high to the TTL high state.

The PFLG line is used as a Ready/Busy line. When this line is high, the Buffer Memory is ready to accept a command. The Buffer Memory acknowledges receipt of a command by placing the PFLG line in the low line is left in state. The the until the low state command or data transfer is complete. Typical response times for the various functions are given below:

Set Timer PFLG low time is approximately equal to PCTL low time, delayed by about 50 ns.

Read Data Up to 1 microsecond, depending upon input activity.

Stop Accum Up to 1 microsecond, depending upon input activity.

Start Accum If the timer value is non-zero, PLFG stays low until the specified time interval has elapsed. The resulting low-to-high PFLG transition is used to generate an interrupt to the host computer.

If the timer is set to zero, PFLG stays low for the same amount of time as PCTL is low, delayed by about 50 ns. A second negative PFLG pulse of approximately 150 ns will be generated if input buffer channel becomes completely any (65,535)full counts). The low-to-high transition of this second PFLG pulse is used to generate an interrupt to the host computer.

Table 5. Cable Specifications (2412A to HP GPIO interface).

Data In bit 0 pin 9 pin 42 Data In bit 1 10 41 Data In bit 2 11 40 Data In bit 3 12 39 Data In bit 4 13 38 Data In bit 5 14 37 Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 10	Function	2412A - P5	HP GPIO
Data In bit 2 11 40 Data In bit 3 12 39 Data In bit 4 13 38 Data In bit 5 14 37 Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 10 44 7 Data Out bit 11 45 6	Data In bit 0	pin 9	pin 42
Data In bit 3 12 39 Data In bit 4 13 38 Data In bit 5 14 37 Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5	Data In bit 1	10	41
Data In bit 4 13 38 Data In bit 5 14 37 Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4	Data In bit 2	11	40
Data In bit 5 14 37 Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 13 47 4 Data Out bit 14 48 3	Data In bit 3	12	39
Data In bit 6 15 36 Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3	Data In bit 4	13	38
Data In bit 7 16 35 Data In bit 8 17 34 Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 13 47 4 <td>Data In bit 5</td> <td>14</td> <td>37</td>	Data In bit 5	14	37
Data In bit 8 17 34 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 <t< td=""><td>Data In bit 6</td><td>15</td><td>36</td></t<>	Data In bit 6	15	36
Data In bit 9 18 33 Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 <t< td=""><td>Data In bit 7</td><td>16</td><td></td></t<>	Data In bit 7	16	
Data In bit 10 19 32 Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS <td>Data In bit 8</td> <td>17</td> <td></td>	Data In bit 8	17	
Data In bit 11 20 31 Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS	Data In bit 9	18	
Data In bit 12 21 30 Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO	Data In bit 10	19	
Data In bit 13 22 29 Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30	Data In bit 11	20	31
Data In bit 14 23 28 Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Common 27 <td< td=""><td>Data In bit 12</td><td>21</td><td>30</td></td<>	Data In bit 12	21	30
Data In bit 15 24 27 Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCIL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Common 27 24 Common 25 26	Data In bit 13	22	29
Data Out bit 0 34 17 Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26 <td>Data In bit 14</td> <td>23</td> <td>28</td>	Data In bit 14	23	28
Data Out bit 1 35 16 Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data In bit 15	24	27
Data Out bit 2 36 15 Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conmon 50 1 Common 27 24 Common 25 26	Data Out bit O	34	17
Data Out bit 3 37 14 Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 1	35	16
Data Out bit 4 38 13 Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 2	36	15
Data Out bit 5 39 12 Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 3	37	14
Data Out bit 6 40 11 Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 4	38	13
Data Out bit 7 41 10 Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 5	39	12
Data Out bit 8 42 9 Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 6	40	11
Data Out bit 9 43 8 Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 25 26	Data Out bit 7	41	10
Data Out bit 10 44 7 Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 27 24 Common 27 24 Common 25 26	Data Out bit 8	42	9
Data Out bit 11 45 6 Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 9	43	8
Data Out bit 12 46 5 Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 10	44	7
Data Out bit 13 47 4 Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 11	45	6
Data Out bit 14 48 3 Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 12	46	5
Data Out bit 15 49 2 I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 13	47	4
I/O 31 20 PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 14	48	3
PCTL 32 19 PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	Data Out bit 15	49	2
PFLG 7 44 PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	I/O	31	20
PSTS 6 45 STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	PCTL	32	19
STIO 4 47 PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	PFLG	7	
PRESET 30 21 Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	PSTS	6	
Conunon 50 1 Common 33 18 Common 27 24 Common 25 26	STIO	4	47
Common 33 18 Common 27 24 Common 25 26	PRESET	30	21
Common 27 24 Common 25 26	Conunon	50	
Common 25 26	Common		
	Common	27	24
Common 2 49	Common	25	
	Common	2	49

Note this cable may be implemented as a mirror-image ribbon cable.

4 3» DEC—Compatible Host Computer Interface

2412-01 or 2412-21 Buffer Memory is configured with a computer interface compatible with DEC DRV-11 and DR-11C General Device The interface includes Interfaces. a 16-bit data input (buffer to bus 16-bit data output bus (host to buffer), $host)_t$ a and three transfer control lines. Figure 6 illustrates these connections.




Figure 6. DEC-compatible interface connections.

The Buffer Memory is connected to the interface card via the first goes from connector P3 on wire cables; the 2412A connector No.2 on the interface card, the second from P4 on the 2412A to connector No.1 on the interface. Table 6, at the end of this specifications for these cables. The contain wiring cables implemented 40-conductor ribbon cables. standard installation The # 001071-00 from replaces each of these cables by two cables: part 2412A board to the 2401 back panel and part # 001072-00 from the panel to the host.

The register addresses and interrupt level of the DRV-11 or DR-11C interface are determined by jumpers on the interface board. If necessary, these should be changed by the user to correspond to the values used in the host computer program.

The interface card also must be modified by adding a 1500 pF capacitor to lengthen the DATA TRANS pulse. This allows the circuitry to access the Buffer Memory data (with queuing delays) and present it at the output in one processor step. The added capacitor will result in a pulse width of about 1 microsecond. Install the capacitor at the terminals provided on the interface card (between back panel pin EB1 and ground).

Three control lines (DATA TRANS, NEW DATA RDY, and REQUEST A) provide the necessary handshaking signals to transfer data between the Buffer Memory and the DEC interface card. The paragraphs below summarize the functions of each of these lines. For additional information, refer to the DRV-11 or DR-11C manual.

The <u>DATA_TRANS</u> line controls the reading of data from the Buffer Memory. A positive pulse on this line transfers the word from the output buffer location pointed to by the Buffer Memory address pointer to the host computer. The address pointer is then incremented so that a subsequent pulse will transfer the next data value.

The <u>NEW DATA RDY</u> line controls the transfer of data from the host computer to the Buffer Memory. On the high-to-low transition of a positive pulse on this line, accepts and acts on the command on the data

output (host to buffer) bus.

The <u>REOUEST A</u> line is used by the Buffer Memory to request service from the host computer. This line is placed in the high state upon the completion of a timed accumulation cycle or if any input buffer channel becomes completely full (65,535 counts) during an untimed accumulation. A high level on this line is used as a flag or to generate an interrupt, depending upon how the interface card was programmed by the user software.

Table $6 \circ$ Cable Specifications (2412A to DEC interface).

Function	2412A - P3	DRV-11/DR-11C Connector 2
Data In bit On Data In bit		pin TT LL H,E BB KK HH EE CC Z Y W
Data In bit	11 v 12 u 13 p 14 N 15 M	V U P N M
DATA TRANS Common	C J,L'R, T,X,AA, DD _r JJ _r MM'PP, SS _r UU	C J, L, R, T.X-AA. DD,JJ, MM,PP, SS _r UU

Table 60 continued,

DRV - 11	/ DR -	П	(
----------	--------	---	---

<u>Function</u>	<u>2412A - P4 C</u>	onnector 1
Data Out bit 0	pin C	pin C
Data Out bit 1	K	K
Data Out bit 2	NN _r RR	NN.RR
Data Out bit 3	U	U
Data Out bit 4	L	L
Data Out bit 5	N	N
Data Out bit 6	R	R
Data Out bit 7	T	T
Data Out bit 8	W	W
Data Out bit 9	X	X
Data Out bit 10	Z	Z
Data Out bit 11	AA	AA
Data Out bit 12	BB	BB
Data Out bit 13	FF	FF
Data Out bit 14	HH	HH
Data Out bit 15	JJ	JJ
NEW DATA RDY	W	W
REQUEST A	LL	LL
INIT	P	P
Common	J,M,S,	J,M,S,
	V,Y,CC,	V, Y, CC_r
	EE_rKK_r	EE_rKK_r
	MM'PP,	MM'PP,
	SS_rUU	SS_rUU

Appendix A

MODIFYING THE X-Y INPUT MAPPING CONNECTIONS

Section 2.2 of this manual described the use of the X-Y input connections to map specific regions on the sensor into input and output buffer channels $_{\rm o}$ This appendix is intended as a guide for users needing to modify the factory-wired default configuration to meet their own requirements.

The X-Y input mapping is defined by a set of wire-wrap connections on the Model 2412A Buffer Memory board. Five wire-wrap terminal strips are provided, located near the Pl and P2 connectors. Figure A-l shows the layout, with the individual pins labeled for reference. Note that these labels are not actually present on the Buffer Memory board, but are added to simplify the following instructions. The five wire-wrap terminal strips are as follows:

X A set of 10 pins adjacent to the P2 connector. These lines contain the X coordinate data from the Position Computer.

- Y A set of 10 pins adjacent to the Pl connector. These lines contain the Y coordinate data from the Position Computer.
- GND A set of 3 pins connected to logic ground. These are provided as convenient tie points for connecting unused address inputs to ground.

A A set of 7 pins and a set of 5 pins. These lines are the 12 bits of the Buffer Memory channel address. Unused address pins

• must be connected to GND.

The choice of address mapping will vary according to the application. It may be useful to refer back to the information in Section 2.2 relating sensor positions to X and Y coordinates and buffer addresses. In order to simplify the software required to read and analyze the data and to ensure consistent Buffer Memory operation, the following guidelines should be followed in determining the address mapping connections for a specific application.

- 1) Fewer than 12 bits may be used to form the channel address. If so, the selected X and Y input lines must be connected to the low order Buffer Memory address bits $(A_Q A_n)$. The remaining high order address bits $(A_{n+}j A_{11})$ must be connected to GND. This assignment ensures that the data is stored in a single contiguous block starting at buffer address 0.
- 2) The number of address lines chosen from the X and Y inputs is arbitrary, but the total number of lines from X and Y cannot exceed
 12. If the Position Computer has digital outputs for only the Y axis
 (Model 2401 Option EB or EH), then only Y input lines may be chosen.
- 3) If only some of the address lines from an input (X or Y) are used, then the lines selected should be a contiguous set of high order bits. For example, if 4 bits of the X input are to be included, then the bits selected would be X_4 X_7 for an 8-bit resolution system and

X6 " x9 f°r a 10-bit resolution system«»

4) The selected X bits should be connected, in order, to a contiguous set of address lines. Similarly for the selected Y bits • The choice of whether the X or Y bits become the low order channel address bits is arbitrary, however it will affect the user software for analyzing the data.

The remainder of this appendix describes several common X-Y input mappings. For each example, the proper wire-wrap connections the relationship between channel number and X-Y coordinates given. This is by no means an exhaustive list of input combinations, but is intended to be representative of common application requirements •

Example !• Default configuration (factory-wired). 8-bit resolution system, 4 bits X data, 8 bits Y data.

Wire-Wrap	Connections	Buffer	Channel Assign	ments
Position Computer	Channel Address	Channel Number	Position X	Coordinates Y
YO	$^{\mathrm{A}}\mathrm{O}$	0	0-15	0
Y1	^A 1	1	0-15	1
^Y 2	A2			
ү 3	A3	254	0-15	254
^Y 4	A4	255	0-15	255
Y5	A5	256	16 - 31	0
^Y 6	A6	257	16 - 31	1
Y7	A7	-••		·參·
x ₄	A8	3838	224 - 239	254
x ₅	A9	3839	224 - 239	255
х ₆	A10	3840	240 - 255	0
×7	A11	3841	240 - 255	1
1	11			
		4094	240 - 255	254
		4095	240 - 255	255

Wire-Wrap Connections		Buffer Channel Assignments			
Position Computer	Channel Address	Channel Number	Position Co	ordinates Y	
YO	A ₀	0	0 — 1023	0	
Y ₁	A ₁	1	0 - 1023	1	
Y ₂	A ₂	• • •		•	
\mathbf{Y}_3	A ₃	255	o - 1023	255	
Y ₄	A ₄	256	o - 1023	256	
Y ₅	A ₅	•••			
Y ₆	A ₆	1022	o - 1023	1022	
Y ₇	A ₇	1023	0 - 1023	1023	
Y 8	A ₈				
Y9	\mathbf{A}_{9}	1024			
GND	M10	•••	not used		
GND	A11	4095			

Exaaple 3. 8-bit resolution system, 7 bits X data, no Y data.

Wire-Wrap (Connections	Buf	ffer Channel A	ssignments
	Position Channel Computer Address		Position Coordinates X Y	
x_1	A _O	0	0 - 1	0 - 255
x ₂	A ₁	1	2-3	0 - 255
x ₃	A ₂			
x ₄	A3	126	252 - 253	0 - 255
x ₅	A ₄	127	254 - 255	0 - 255
x ₆	A ₅			
x ₇	A ₆	128		
GND	A ₇		not used	
GND	A ₈	4095		
GND	A ₉			
GND	A10			
GND	A11			

Exa^ple 4. 8-bit resolution system, 6 bits X data, 6 bits Y data.

This configuration provides image elements with equal dimensions on both sensor axes.

Wire-Wrap	Connections	Buffer	Channel Assign	nments
Position Computer	Channel Address	Channel Number	Position X	Coordinates Y
^Y 2	$^{\mathrm{A}}\mathrm{O}$	0	0-3	0-3
ү 3	A1	1	0-3	4-7
^Y 4	A2			00 •
Y5	A3	62	0-3	248 _ 251
^Y 6	A4	63	0-3	252 - 255
¥7	A5	64	4-7	0-3
х2	A6	65	4-7	4-7
х3	A7			0 • •
х4	A8	4030	248 - 251	248 - 251
х5	A9	4031	248 - 251	252 - 255
x6	A10	4032	252 - 255	0-3
х7	A11	4033	252 - 255	4-7
		٠		• *»
		4094	252 · 255	248 - 251
		4095	252 - 255	252 - 255




Figure A-1. X-Y input mapping wire-wrap terminals.

Appendix B

FIELD INSTALLATION OF THE MODEL 2412A BUFFER MEMORY

B.l. General Information

The Model 2412A Buffer Memory is typically shipped from the factory installed in the Model 2401 Position Computer. This appendix describes the procedure for the user to field-install the 2412A board in an existing Model 2401 Position Computer. The 2401 must be equipped with digital outputs (Option EB, EC, EH, or EJ) for either one or both axes. If digital outputs exist for only one axis, then only output from that axis can be used as input to the buffer memory (Appendix A).

Alternatively, the Buffer Memory may be installed in an enclosure of the user's design. A power supply must be provided (5 VDC \pm 5% at 1.0 Amp). This method is appropriate for use with a Model 2391 Position Computer (which cannot physically accommodate the Model 2412A).

B.2. Installation of 2412-21 (DEC compatible) in Model 2401

This section describes the procedure for customer field installation of (DEC the 2412-21 interface) into existing Model 2401 Position Computer. A11 of the required hardware and cables for installing Buffer provided with the Memory are the 2412-21. Table B-1 contents of the installation and cable kits for the DEC compatible Buffer Memory.

Table B-1. 2412A Installation and Cable Kits (DEC compatible).

Item	2£y	Part #	Description
	1	001638-00	Installation Kit, consists of:
1 2 3 4 5 6 7	4 1 2 1 1 1	4500-0013 3166-0018 3166-0019 002098-00 002099-00 002100-00 9000-0460	Screw, 4-40 x .750'* Plug housing, AMP 102241-4 Socket pins, AMP 87523-7 Labels "JI" Label: "J2" Label: "2412 Installed'* 2412A manual
8 9 10	1 2 2 2	002097-00 001080-00 001071-00 001072-00	Cable Kit, consists of: Cable _z 26-conductor flat' 5" Cable, 40-conductor flat, 12" Cable, 40-conductor flat, 3 meter

Installation Instructions


- 1. Be certain the 2401 is <u>disconnected from the power source</u>. Remove the top and bottom covers from the 2401 case. Figure B-1 (at the end of this Appendix) identifies the parts on the 2401 printed circuit board and indicates where the 2412A board will be mounted.
- 2. Disconnect the 26-wire flat cables from P2 and P3 on the 2401 board and remove the X-axis Digital Output and Y-axp Digital Output

connectors on the 2401 back panel. (If the 2401 has digital outputs on only one axis, then only one cable will be present.)

- 3. Remove the blank cover' if present, from the X-axis Digital Output cutout in the 2401 back panel.
- Remove (from the bottom) 4 short bolts holding the the identified as (A) and (8) in place. These locations are in Figure B-1. Replace these bolts with the longer bolts supplied (item 1); through the 2401 circuit the threads will extend Installation of the pivot stand-offs in step 6 will be easier if the stand-offs the 2401 board in location (8) are on drilled through with a 1/8'* bit before installing the longer bolts.
- 5. Remove the 2 hex stand-offs and 2 pivot stand-offs from the 2412A board. Screw the hex standoffs onto the bolts at locations ® in Figure B-1 until tight.
- 6. Screw the pivot stand-offs onto the bolts at locations (8) in Figure B-l until tight, then back off until the top section of the stand-off pivots from the front to back, parallel to the sides of the 2401 case.
- 7. Attach the 2412A board to the pivot stand-offs, then to the hex stand-offs.
- 8. Install the 5", 26-conductor flat cables (item 8) from a) P2 on the 2401 board to P2 on the 2412A board, and b) P3 on the 2401 board to P1 on the 2412A board. Note that the stripe on each cable should

be on the left side, as viewed from the front of the 2401 box.

- 9. Attach the 50-pin D connector on the 12", 40-conductor cable (item
 - 9) to the Y-axis Digital Output cutout in the 2401 backpanel using the hardware supplied. Plug the 40-pin header into P3 on the 2412A board. Repeat using the second cable, the X-axis Digital Output cutout, and P4. Note that the stripe on each cable should be on the right side, as viewed from the front of the 2401 box.
- 10. Cut the cable tie holding the power wires (near location ® on the right side of Figure B-1) already installed in the 2401 box. Crimp or solder the socket pins (item 3) onto the ends of these wires and install the pins in the power plug housing (item 2) Note the orientation of these pins, as shown below:



- 11. Insert the power plug into P6 on the 2412A board. Verify that the black wire is closest to P1 and P2. The 2401 with the 2412A installed should now appear as illustrated in Figure B-2.
- 12. Replace the top and bottom covers of the 2401 box.
- 13. Install the labels (items 4-6) on the back panel of the 2401 as follows. The "JI" label should be placed on top of the existing "X axis digital output" labeling and "J2" on top of the "Y axis

digital output^H labeling. The *'2412 installed¹¹ label should be placed in the blank area on the left side of the back panel.

- 14. Connect the long 40-conductor cables (item 1 of the 2401 to the corresponding connectors Plug the 2401 into the power source and operation.
- on the DEC interface,
 verify proper system

Bo3. Installation of 2412-22 (HP compatible) in Model 2401

This describes section the procedure for field customer installation the 2412-22 (HP interface) existing Mode1 2401 into an Computer. A11 of the required hardware and cables installing the Buffer Memory are provided with the 2412-22. Table lists the contents of the installation and cable kits for the HP compatible Buffer Memory.

Table B-2. 2412A Installation and Cable Kits (HP compatible).

Item	Qty	Part #	Description
	1	001637-00	Installation Kit, consists of:
1 2	4 1	4500-0013 3166-0018	Screw, 4-40 x .750" Plug housing, AMP 102241-4
3	2	3166-0019	Socket pins, AMP 87523-7
4	1	026409-00	Blank cover plate
5 6	2	4500-0001 002101-00	Screw, 6-32 x .250" Label: "HP GPIO"
7	1	002101-00	Label: **2412 Installed"
8	1	9000-0460	2412A manual
	1	002097-00	Cable Kit, consists of:
9	2	001080-00	Cable, 26-conductor flat, 5"
10	1	061010-00	Cable, 50-conductor flat, 12 ⁿ
11	1	002045-00	Cable, 50-conductor flat, 3 meter

Installation Instructions


1. Be certain the 2401 is <u>disconnected from the power source</u>. Remove the top and bottom covers from the 2401 case. Figure B-1 (at the end of this Appendix) identifies the parts on the 2401 printed circuit board and indicates where the 2412A board will be mounted.

- and remove the <u>X-axis Digital Output</u> and <u>Y-axis Digital Outgut</u>

 connectors on the 2401 back panel. (If the 2401 has digital outputs on only one axis, then only one cable will be present.)
- 3. Install the blank cover (items 4,5) over the X-axis Digital Output cutout on the 2401 back panel. If the 2401 has digital outputs on only one axis, this cover may already be in place.
- 4. Remove (from the bottom) the 4 short bolts holding the 2401 board in place. These locations are identified as 8 and 9 in Figure B-1. Replace these bolts with the longer bolts supplied (item 1); will extend through the 2401 circuit the threads Installation of the pivot stand-offs in step 6 will be easier if the stand-offs on the 2401 board in location 9 are through with a 1/8" bit before installing the longer bolts.
- 5. Remove the 2 hex stand-offs and 2 pivot stand-offs from the 2412A board. Screw the hex standoffs onto the bolts at locations (A) in Figure B-1 until tight.
- 6. Screw the pivot stand-offs onto the bolts at locations (9) in Figure B-l until tight, then back off until the top section of the stand-off pivots from the front to back, parallel to the sides of the 2401 case.
- 7. Attach the 2412A board to the pivot stand-offs, then to the hex stand-offs.

- 8. Install the 5", 26-conductor flat cables (item 9) from a) P2 on the
 2401 board to P2 on the 2412A board, and b) P3 on the 2401 board to
 P1 on the 2412A board. Note that the stripe on each cable should
 be on the left side, as viewed from the front of the 2401 box.
- 9. Attach the 50-pin D connector on the 12", 50-conductor cable (item

 10) to the Y-axis Digital Output cutout in the 2401 backpanel using the hardware supplied. Plug the 50-pin header into P5 on the 2412A board. Note that the stripe on the cable should be on the left side, as viewed from the front of the 2401 box.
- 10. Cut the cable tie holding the power wires (near location ® on the right side of Figure B-1) already installed in the 2401 box. Crimp or solder the socket pins (item 3) onto the ends of these wires and install the pins in the power plug housing (item 2) Note the orientation of these pins, as shown below:



the 2412A board. Verify that 11. Insert the power plug into P6 on black wire is closest to P1 and P2. The 2401 with 2412A illustrated in Figure installed should now appear as $B-2_r$ except there should be a single cable from connector P5 to 50-pin connector on 2401 back instead of the the panel two cables shown from P3 and P4.

- 12. Replace the top and bottom covers of the 2401 box.
- 13. Install the labels (items 6,7) on the back panel of the 2401 as follows. The "HP GPIO'* label should be placed on top of the existing "Y axis digital output" labeling. The "2412 installed" label should be placed in the blank area on the left side of the back panel.
- 14. Connect the long 50-conductor cable (item 11) from the back panel of the 2401 to the corresponding connector on the HP GPIO interface. Plug the 2401 into the power source and verify proper system operation.




Figure B-1. 2401 parts layout showing 2412A mounting locations.




Figure B-2. 2412A Buffer Memory installed in 2401 Position Computer.

Appendix C

TECHNICAL DATA

C.l. 2412A Part Numbers Summary

This section sununarizes the SSI part numbers for various configurations and major components of the Model 2412A Buffer Memory. A parts list for the 2412A printed circuit board is included in the following section.

Part Number	Description
2412-01	Buffer Memory installed in Model 2401 Position Computer; DEC compatible interface
2412-02	Buffer Memory installed in Model 2401 Position Computer; HP GPIO compatible interface
2412-21	Buffer Memory; DEC compatible interface
2412-22	Buffer Memory; HP GPIO compatible interface
9000-0460	Manual, 2412A Operation and Installation
001638-00	2412 Installation Kit; DEC compatible
001637-00	2412 Installation Kit; HP compatible
002097-00	2412 Cable Kit; DEC compatible
002102-00	2412 Cable Kit; HP compatible
001080-00	Cable, 26 conductor flat, 5**
001071-00	Cable, 40 conductor flat, 12"
001072-00	Cable, 40 conductor flat, 3 meter
061010-00	Cable, 50 conductor flat, 12"
002045-00	Cable, 50 conductor flat, 3 meter

C.2. 2412A Printed Circuit Board

This section includes a parts list, component layout diagrams, and schematics for the Model 2412A Buffer Memory printed circuit board.

Actual boards may differ slightly due to the presence or absence of optional components and possible circuit revisions.

Table C-1 is a complete parts list for the Model 2412A printed circuit board, with differences between the HP-compatible and DEC-compatible interfaces noted.

Figure C-1 is a component layout, with jumper placement indicated.

and Figure C-3 is < a schematic of the HP-compatible Model 2412A.

Figure C-2 is a component layout, with jumper placement indicated, and Figure C-4 is a schematic of the DEC-compatible Model 2412A.

Table C-1. Model 2412A printed circuit board parts list.

Reference Designator	Part Number	<u>Qty</u>	Description
C1 C2 C3 - C7 C8 — C9 CIO - C13	0310-0013 0340-0001 0312-0012 0300-0102 0312-0012	1 3 11 2	Capacitor, 27pF _r 200V Capacitor, 3.3uF, 15V, tantalum Capacitor, .022uF, 50V, disc Capacitor, 680pF, mica Capacitor, .022uF, 50V, disc
C14 C15 C16 C17	0340-0001 0312-0012 0340-0001 0312-0012		Capacitor, 3.3uF _r 15V, tantalum Capacitor, .022uF, 50V, disc Capacitor, 3.3uF _r 15V, tantalum Capacitor, .022uF _r 50V _r disc

Table C-1. continued.

Reference	Part		
Designator	Number	Qty	Description
LED	0820-3301	1	Light-emitting diode
P1 - P2	3135-0008	2	Connector, Ansley 609-2627
P3 - P4	3135-0009	2 [1]	Connector, Ansley 609-4027
P5	3135-0010	1 [2]	Connector, Ansley 609-5027
P6	3100-0062	1	Connector, AMP 102202-3
			1
R1	0512-1001	1	Resistor, IK
R2	0512-2101	1	Resistor, 2.1K
R3	0512-3011	1	Resistor, 3.01K
R4 - R5	0570-0003	2 [3]	Resistor pack, 8 x 220/330 ohm
R6	0512-7501	1	Resistor, 7.5K
KO	0312-7301	1	Resistor, 7.5K
R7	0512-2871	1	Resistor, 2.87K
R8 - R9	0512-2071	2	Resistor, 10K
	0512-3300	1	Resistor, 330 ohm
RIO	0570-0002		Resistor pack, 4 x 220/330 ohm
R11	0370-0002	1	Resistor pack, 4 x 2207330 offin
XI	0390-0001	1	Crystal, 10 MHz
Λ1	0390-0001	1	Crystar, 10 mil
U1 - U2	1011-0173	12	IC, 74LS173, Quad D register
U3	1011-0173	4	IC, 74LS283, 4 bit binary adder
			IC_r , 74LS283, 4 bit binary adder IC_r 74HC4040, 12 stage counter
U4	1014-0002	1 2	IC, 74LS244, Octal line driver
U5 - U6	1011-0244	Z	
U7 - U8	1011-0173		IC, 74LS173, Quad D register
HO	1011 0202		IC, 74LS283, 4 bit binary adder
U9	1011-0283	2	IC, 74L3283, 4 off offiary adder IC, HM6264, 8Kx8 CMOS static RAM
U10	1050-0001		IC, 74ALS574, Octal D flip-flop
Ull His His	1050-0002	2	
U12 - U13	1011-0173		IC _f 74LS173, Quad D register
U14	1011-0283		IC, 74LS283, 4 bit binary adder
111.5	1050 0001		IC IM6264 OV: O CMOS static DAM
U15	1050-0001		IC _r HM6264, 8Kx8 CMOS static RAM
U16	1050-0002		IC, 74ALS574, Octal D flip-flop
U17 - U18	1011-0173		IC, 74LS173, Quad D register
U19	1011-0283		IC, 74LS283, 4 bit binary adder
U20	1012-0002	1	IC, 96S02, Dual mono multivibrator
110.1	1010 0074	2	IC 74E74 Dual D flip flop
U21	1010-0074	2	IC, 74F74, Dual D flip-flop
U22	1010-6117	1	IC, 74F00, Quad 2-in NAND
U23	1011-0074	3	IC, 74LS74, Dual D flip-flop
U24	1010-0365	1	IC, 74365, Hex buffer
U25	1011-0004	3	IC, 74LS04 _r Hex inverter

Table C-1. continued •


Reference Designator	Part Number	Qty	Description
U26 U27	1011-0014 1011-0074	2	IC, 74LS14, Hex Schmitt Trigger IC, 74LS74, Dual D flip-flop
U28 U29	1010-6118 1011-0074	1 [4]	IC, 74F02 _z Quad 2-in NOR IC, 74LS74, Dual D flip-flop
U30	1011-0014	[4]	IC, 74LS14, Hex Schmitt Trigger
U31 U32 U33 U34 U35	1011-0173 1011-0191 1011-0074 1011-0004 1011-0173	4	IC, 74LS173, Quad D register IC, 74LS191, Sync binary counter IC, 74LS74, Dual D flip-flop IC, 74LS04, Hex inverter IC, 74LS173, Quad D register
U36 U37 U38 U39 U40	1011-0191 1011-0151 1011-0000 1011-0173 1011-0191	2 [2] 1	IC, 74LS191, Sync binary counter IC, 74LS151, 8-to-1 multiplexer IC, 74LS00, Quad 2-in NAND IC, 74LS173, Quad D register IC, 74LS191, Sync binary counter
U41 U42 U43 U44 U45	1011-0390 1011-0151 1011-0173 1011-0191 1011-0390	[2]	IC, 74LS390 _r Dual decade counter IC, 74LS151, 8-to-1 multiplexer IC _r 74LS173, Quad D register IC, 74LS191, Sync binary counter IC, 74LS390 _r Dual decade counter
U46	1011-0004		IC, 74LS04, Hex inverter

Notes

- [1] P3, P4 optional on HP-compatible board.
- [2] P5, U37, U42 optional on DEC-compatible board •
- [3] R4_r R5 on HP-compatible board <u>only</u>.
- [4] U29 (74F74) is replaced by a 74LS74 on some older boards.


Mating connectors:

P1 - P2	Ansley 6092630
P3 - P4	3M 3417-6040
P5	Ansley 6095030
P6	AMP 102241-4 connector housing AMP 87523-7 socket pins (2 each)



Notes: P3, P4 optional; not used in this configuration.

Figure C-1. Model 2412A (HP-compatible) parts layout.



Notes: R4, R5 removed. P5, U37, U42 optional; not used in this configuration.

Figure C-2. Model 2412A (DEC-compatible) parts layout.

Appendix D

ENGINEERING SUPPORT NOTES

Note 眷1

Date: January 1986

Subject: Change in U29 specification

problem been noted where simultaneous input output result in spurious the buffer The counts in memory. is to replace the 74LS74 used as U29 by a 74F74. The problem is due marginal timing on the slower LS part. New buffer memories manufactured using the 74F74.

The 74LS74 works correctly in most cases. thus users may not observe any problem with existing buffer memories.

Users observing the above behavior should contact the manufacturer to arrange for an upgrade.

Note \$2

Date: July 1986

Subject: Terminating shield on DEC interface cables

The cables provided for use with DEC compatible buffer memories use shielded ribbon cables to minimize interference. However, the current version of the 2412A printed circuit board does not terminate the shield to ground. Termination can be provided by connecting pin A of P3 and P4 on the 2412A board to ground. This modification will be included in a future revision of the board.

Users with older versions of the board can provide suitable termination by adding wire jumpers on the back of the printed circuit board from pin A of P3 and P4 to a nearby ground path.